Atty. Docket No. Serial No.: Form PTO 1449 U.S. Department IMPJ-0003D1 10/661,037 (Rev. 2-32) Patent and Trademark Office Applicant: John D. Hyde et al. Information Disclosure Statement by Applicant Filed: September 12, 2003 Group: .2822 (Use several sheets if necessary) U.S. Patent Documents Subclass Filing Date Name Class Document No. Date Init. 2003/0206437 Diorio et al. 11/6/2003 Srinivas et al. 85,27 В 1/5/2004 2004/0004861 314 Hyde et al. 2004/0021166 2/5/2004 $\overline{\mathsf{C}}$ 257 Lindhorst et al. 202 2/26/2004 D 2004/0037127 2103 Diorio et al. E 2004/0052113 3/18/2004 269 F 5,627,392 5/6/1997 Diorio et al. 5/27/1997 Broze G 5,633,518 316 Gersbach Н 5,666,118 9/9/1997 -5,666,307 9/9/1997 Chang 269 J 5,687,118 11/11/1997 Chang K 5,691,939 11/25/1997 Chang et al. 5,706,227 1/6/1998 Chang et al. 4/7/1998 Chang 5,736,764 5,841,165 11/24/1998 Chang et al. N 2/23/1999 Minch et al. 5,875,126 Q **Foreign Documents** Translation Yes Subclass No Document No. Country Class Init. Date х 0 776 049 5/28/1997 EP P Х 0 778 623 07/18/2001 EP Q Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) Chang, et al., "A CMOS-Compatible Single-Poly Cell for Use as Non- Volatile Memory", International Semiconductor Device Date Research Symposium, December 1-3, 1999. Chang, et al., "Non-Volatile Memory Device with True CMOS Compatibility", Electronics Letters, Vol. 35, No. 17, August 19, 1999, pp. 1443-1445. Chung, et al., "N-Channel Versus P- Channel Flash EEPROM-Which One Has Better Reliabilities", IEEE Annual International Reliability, 2001, pp. 67-72. Declercq, et al., "Design and Optimization of High-Voltage CMOS Devices Compatible with a Standard 5 V CMOS Technology", IEEE Custom Integrated Circuits Conference, 1993, pp. 24.6.1-24.6.4 Diorio, et al., "Adaptive CMOS: From Biological Inspiration to Systems-on-a-Chip"; IEEE, Vol 90, No. 3; March 2002; pp 345-357. Diorio, et al., "A Floating-Gate MOS Learning Array with Locally Computed Weight Updates" IEEE Transactions on Electron Devices, vol. 44, No. 12, December 1997, pp. 1-10. Date Considered Examiner west Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce						ocket No. 003D1		Serial No.: 10/661,037		
Patent and Trademark Office										
Information Disclosure Statement by Applicant					Applicant: John D. Hyde et al.					
					Filed: September 12, 2003 Group: 2822					
<u> </u>		(Use several sh	eets if necessary	<u> </u>						
U.S. Patent Documents										
Init.		Document No.	Date	Name		Class	Subclass	Filing	g Date	
1/1	Х	5,898,613	4/27/1999	Diorio et al.		365	185,0	23		
	Y	5,912,842	6/15/1999	Chang et al.		365	195.1	PI		
	Z	5,914,894	6/22/1999	Diorio et al.		365	1950	53		
	AA	5,966,329	10/12/1999	Hsu et al.		365	185.1	8		
\Box	AB	5,986,927ر	11/16/1999	Minch et al.	<u> </u>	3705	185,0	,7 \		
	AC	5,990,512	11/23/1999	Diorio et al.		250	3/4		\	
	AD	.6,055,185	4/25/2000	Kalnitsky et al.		365	185.1	B	1	
	AE	-6,081,451	6/27/2000	Kalnitsky et al.		365	1851	Ŕ	1	
\vdash	AF	, 6,125,053	9/26/2000	Diorio et al.		365	185.0	3	1	
	AG	6,137,723	10/24/2000	Bergemont et al.		365	185.18		\top	
 	AH	6,137,724	10/24/2000	Kalnitsky et al.		365	185.18	2		
H^-	AI	6,144,581	11/7/2000	Diorio et al.		365	1850	7		
H^-	AJ	6,166,954	12/26/2000	Chern		365	1951			
h ~	AK	6;190,968	2/20/2001	Kalnitsky et al.	-	438	359	7		
1/1/2	AL	6,208,557	3/27/2001	Bergemont et al.		365	1851	15		
Foreign Documents Translation										
Init.		Document No.	Date	Country		Class	Subclass	Yes	No	
	_						-		 	
									+	
	_								\vdash	
		Other D	ocuments (Incl)	ding Author, Title,	Date, Per	tinent Page	es, etc.)			
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) AM Diorio, et al., "A High-Resolution Non-Volatile Analog Memory Cell", IEEE, 1995, pp. 2233-2236.										
PO	AN Diorio, "A p-Channel MOS Synapse Transistor with Self-Convergent Memory Writes", IEEE Transaction On									
	,	Electron Devices, Vol. 47, No. 2, pp. 464-472, February 2000.								
	AO	Hasler, et al., "An Autozeroing Amplifier Using PFET Hot-Electron Injection", IEEE, 1996.								
	AP	Hasler, et al., "Single Transistor Learning Synapses", Cambridge, MA, The MIT Press, 1995, pp. 817-824.								
AQ Hasler, et al., "Single Transistor Learning Synapse with Long Term Storage", IEEE, 1995, pp. 1660-1663.										
AR Hasler, et al., "An autozeroing Floating-Gate Amplifier", IEEE Transactions on Circuits and Systems, Analog and Digital Signal Processing, Vol. 48, No. 1, January 2001, pp. 74-82.										
Examiner Date Considered 6/24/63										
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if										
not in conformance and not considered. Include a copy of this form with the next communication to applicant.										

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce					Atty. Docket No. IMPJ-0003D1			Serial No.: 10/661,037			
Patent and Trademark Office											
Information Disclosure Statement by Applicant					Applicant: John D. Hyde et al.						
(Use several sheets if necessary)					Filed: September 12, 2003 Group: 2822						
1		I D	T 5-4-	U.S. Patent Docume	ents	Class	Subclass	Eili	Data		
Init.		Document No.	Date	Name		Class			Date		
gny		6,222,771	4/24/2001	Tang et al.		305	185,2	}			
	AT	6,452,835	9/17/2002	Diorio et al.		345	1850	اک			
	AU	·6,479,863	11/12/2002	Caywood		257	321	$-\!\!\perp\!\!\!\perp$			
A	AV C	6,534,816	5/18/2003	Caywood		2517	314				
				·							
	•										
	-										
								·			
											
			 								
			 			-					
					<u>-</u>			+	$\overline{}$		
J						l	<u></u>		-		
				Foreign Document	is			Tra	nslation		
Init.		Document No.	Date	Country		Class	Subclass	Yes No			
	\neg										
	+	· · · · · · · · · · · · · · · · · · ·	 				 				
	<u>'</u>	Other De	ocuments (Inclu	l Iding Author, Title, I	Date. Peri	inent Page	s. etc.)	<u>.</u>	 		
01/10	AW		-	•	-	_	•	andard 0.2	Sum		
	<u> </u>	Hyde, et al.; "A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25 um CMOS", Impinj, 2002 Symposium on VLSI Circuits, Honolulu HI; pp 328-331.									
<u> </u>											
-		1 20 1 2									
Examiner Date Considered 6/24/8											
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if											
not in conformance and not considered. Include a copy of this form with the next communication to applicant.											